# Enhancement of In<sub>2</sub>O<sub>3</sub> Field-Effect Mobility Up To 152 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> Using HZO-Based Higherk Linear Dielectric

Zehao Lin<sup>1</sup>, Chang Niu<sup>1</sup>, Hyeongjun Jang<sup>2</sup>, Taehyun Kim<sup>3</sup>, Yizhi Zhang<sup>4</sup>, Haiyan Wang<sup>4</sup>, Changwook Jeong<sup>3</sup> and Peide D. Ye<sup>1</sup>

<sup>1</sup>Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA. \*Email: <u>yep@purdue.edu</u> <sup>2</sup>Materials Science and Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea

<sup>3</sup>School of Semiconductor Materials and Devices Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea

<sup>4</sup>School of Materials Engineering, Purdue University, West Lafayette, IN 47907, USA.

### Abstract

In this work, we report high-performance atomic-layer-deposited (ALD) In<sub>2</sub>O<sub>3</sub> thin-film transistor (TFT) using Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub> (HZO) as a linear higher-k dielectric. By properly inserting a thin Al<sub>2</sub>O<sub>3</sub> layer between two HZO layers with asymmetric thickness and post-deposition annealing (PDA) of the HZO-Al<sub>2</sub>O<sub>3</sub>-HZO (HZAHZO) stack capped with In<sub>2</sub>O<sub>3</sub>, the k value of the linear dielectric is boosted to 30. This results in an equivalent oxide thickness (EOT) of 1.9 nm with physical thickness of 15.5 nm and meanwhile In<sub>2</sub>O<sub>3</sub> field-effect mobility  $(\mu_{\rm FE})$  is boosted to 152 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, simultaneously. Such enhancements enable high-performance TFTs with record saturation current (Isat) exceeding  $2 \text{ mA/}\mu\text{m}$  with a channel length (L<sub>ch</sub>) of 1  $\mu\text{m}$ , and maximum current ( $I_{max}$ ) reaches 7 mA/µm with  $L_{ch}$  of 30 nm. Higher-k dielectrics also enhance the electrostatic control of the channel with negligible hysteresis, on/off ratio over 1011, and drain-induced barrier lowering (DIBL) less than 40 mV/V at L<sub>ch</sub> of 35 nm. This work demonstrates a promising and straightforward methodology to enhance the mobility of oxide semiconductor (OS) channel by using linear higher-k dielectrics.

### Introduction

From early 2000, extensive research on HfO<sub>2</sub>-based high-k dielectrics (hafnia) paved the way for commercial adoption of hafnia in modern VLSI industry. The slowing of transistor's physical dimension scaling motivates the researchers to revisit on hafnia with a higher k value. The most stabilized phase of as-deposited HfO<sub>2</sub> by ALD is monoclinic (m) phase, which has a lower k value of around 14-20. But it can be greatly enhanced to above 45 in tetragonal (t) phase with a higher symmetry and effective charge, as shown in Fig. 1 [1-3]. To lower the t-phase transition temperature and enhance its stabilization, careful strain engineering and doping using around 10% Si/Ge/Al with small ionic radius or >50% Zr ratio are required, as depicted in Fig. 2 [3-6]. But these approaches still require a high-temperature process and unavoidably form a low-k interlayer with Si, resulting in an increase of EOT and mobility degradation due to remote phonon scattering (RPS) [7, 8]. It is also not back-end-of-line (BEOL) compatible in terms of processing temperature.

ALD In<sub>2</sub>O<sub>3</sub>, featuring high drain current [9], low contact resistance [10], 3-D conformality [11] and stability under high-temperature process [12], is attracting growing interest for BEOL 3D integration. The main challenge of ultrathin OS is its amorphous nature with relatively low mobility. Currently, limited reports on OS TFTs with high mobility exceeding 100 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> [13-19]. Enhancement of OS mobility is highly demanded.

In this work, we report a novel HZO-Al<sub>2</sub>O<sub>3</sub>-HZO linear dielectric with ALD In<sub>2</sub>O<sub>3</sub> capping to achieve a higher k value of 30, low EOT below 2 nm with a physical thickness of 15.5 nm and enhance  $\mu_{FE}$  of In<sub>2</sub>O<sub>3</sub> over 150 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>. This is ascribed to the dominant formation of t-phase in HZAHZO stacks and the significant reduction of remote Coulomb scattering (RCS) to the channel. Such enhancements enable high-performance OS-TFTs with negligible hysteresis, on/off ratio over 10<sup>11</sup>, small sub-threshold swing (SS) and DIBL. The I<sub>sat</sub> of TFTs exceeds 2 mA/µm with L<sub>ch</sub>=1 µm, and I<sub>max</sub> reaches 7 mA/µm with L<sub>ch</sub>=30 nm.

# Experiments

Figs. 3 and 4 show the device schematic diagram and fabrication process flow of higher-k HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs based on ALD. A thin Al<sub>2</sub>O<sub>3</sub> layer was inserted to break HZO into two asymmetric parts. Two HZAHZO stack orders (I and II), as demonstrated in Fig. 3, are investigated. The W/HZAHZO/In<sub>2</sub>O<sub>3</sub> stack underwent a 350°C PDA under O<sub>2</sub> environment, which is critical to form polycrystalline t-phase in HZO and simultaneously passivate the oxygen vacancies in In<sub>2</sub>O<sub>3</sub>. Fig. 5(a) shows the high-resolution TEM (HRTEM) cross section view with EDS mapping of a short-channel TFT with stack I and L<sub>ch</sub> of 30 nm, capturing W, Al, Zr, Hf, Zr, In and Ni elements. Stack-I HZAHZO with polycrystallinity is highlighted in Fig. 5(b).

## Results and Discussion

Figs. 6(a) and (b) show the transfer characteristics of long-channel ( $L_{ch}$  of 2  $\mu$ m) ALD HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs with stack-I and II, respectively. Both log and linear-scale curves at linear region with V<sub>DS</sub> of 0.1 V and saturation region with V<sub>DS</sub> of 1 V are shown. Both stack I and II present negligible hysteresis. Compared with stack-II, stack-I HZAHZO TFTs have a more positive threshold voltage (V<sub>TH</sub>), smaller SS and higher transconductance (gm). The performance enhancement is mainly due to the higher k value of dielectric and the higher mobility of In<sub>2</sub>O<sub>3</sub> channel in stack I. Fig. 7 demonstrates the  $C_g\mbox{-}V$  response of the two W/HZAHZO/In\_2O\_3 stacks at frequency of 100 kHz. With the same physical thickness, stack I achieves an ÉOT of 1.92 nm with k value of 30.2, higher than that of 21 in stack II. Minor hysteresis loops in stack I from large area capacitors indicates minor ferroelectric phase coexhibiting in a large area. But the t- and m-phase dominate in stack I and II, respectively. Fig. 8 presents the  $\mu_{FE}$  of the two stacks extracted from the g<sub>m</sub> of Fig. 6 and C<sub>g</sub> of Fig. 7. Compared with stack II, the stack-I HZAHZO enables a 34% increase in  $\mu_{FE}$  from 113 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> to 152 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>, which is the record high mobility value ever reported in all OS TFTs. This mobility enhancement originates from the reduction of RCS potential due to the higher dielectric constant in stack I. Fig. 9 shows the simulation trend of reducing RCS rate with increasing k value. Fig. 10 shows the temperature-dependent transfer characteristics of a stack-I TFT with  $L_{ch}$  of 2  $\mu$ m from 295 K to 10 K. The SS,  $g_m$  and  $I_{ON}$ of device presents a weak dependence on temperature. A negative threshold voltage ( $V_{TH}$ ) shift and a reduction of  $C_g$  are observed in the inset of Fig. 11. The temperature dependence of  $\mu_{FE}$  is calculated and presented in Fig. 11. The extracted  $\mu_{FE}$  increases slightly to 175 cm<sup>2</sup> V s<sup>-1</sup> under 100 K and remains constant until 10 K. This implies electronphonon scattering is dominant in transport with high-quality In<sub>2</sub>O<sub>3</sub>.

The higher-k dielectrics with higher  $\mu_{FE}$  also enhance the performance of short-channel devices. Fig. 12 shows the transfer characteristics of a stack-I TFT with L<sub>ch</sub> of 35 nm with V<sub>DS</sub> of 0.1 and 0.5 V. The transistor has an on/off ratio of 10<sup>11</sup>, the negligible hysteresis, a low DIBL of 40 mV/V, and a small SS of 75 mV/dec. The I<sub>max</sub> at V<sub>DS</sub> of 0.5 V exceeds 2.75 mA/µm, indicating a good electrostatic control with higher-k HZAHZO stack. Figs. 13 and 14 show the output characteristics of stack-I TFT with L<sub>ch</sub> of 1 µm and 30 nm, respectively, utilizing ultra-fast pulse I-V (UFPIV) measurement to alleviate self-heating effect [9]. For the device with L<sub>ch</sub> of 30 nm, the cooling stage at 33 K is utilized to further dissipate heat. The stack-I HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs presents a good saturation behavior in long-channel devices with I<sub>sat</sub> exceeds 2 mA/µm at L<sub>ch</sub> of 1 µm, which is the record high I<sub>sat</sub> reported in long channel OS-TFTs. I<sub>max</sub> reaches 7 mA/µm at V<sub>DS</sub> of 1.2 V and V<sub>GS</sub> of 3 V with L<sub>ch</sub> of 30 nm. Figs. 15(a)-(d) show the scaling metrics of V<sub>TH</sub>, SS, g<sub>mb</sub>, and I<sub>max</sub>, with L<sub>ch</sub> ranging from 2 µm to 30 nm, respectively, for both stack-I and II HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs. The higher-k stack I stands out from stack II with a higher immunity to V<sub>TH</sub> roll-off and SS degradation when L<sub>ch</sub> scales. Stack-I HZHAZO also presents higher g<sub>m</sub> and I<sub>max</sub>.

Fig. 16 benchmarks the  $\mu_{FE}$ , k value of dielectrics and  $I_{max}$  of currently reported OS-TFTs with mobility>90 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>. This work highlights not only the record high  $\mu_{FE}$ , but also the k value of gate dielectric, which leads to the highest current level among all these high-mobility OS-TFTs.

## Conclusion

In conclusion, high-mobility OS-TFTs based on higher-k hafnia are demonstrated. The work has two discoveries: (1) properly incorporating a thin Al<sub>2</sub>O<sub>3</sub> layer to divide HZO into two asymmetric parts and performing PDA with In<sub>2</sub>O<sub>3</sub> capping. HZO becomes a linear dielectric with the k value of 30. (2) In<sub>2</sub>O<sub>3</sub> channel mobility increases to over 150 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup> because of the reduction of RCS with a higher-k dielectric. These enhancements lead to a record high I<sub>sut</sub> exceeding 2 mA/µm with L<sub>ch</sub> of 1 µm at room temperature and I<sub>max</sub> reaches 7 mA/µm with L<sub>ch</sub> of 30 nm at 33K. This work opens a new route to further improve the device performance of OS TFTs in general. The work is mainly supported by Samsung Electronics and AFOSR.

Supported by Sainsung Electronics and Pri OSK.
Reference: [1] X. Zhao et al., *Phys. Rev. B*, vol. 65, 075105, 2002. [2] X. Zhao et al., *Phys. Rev. B*, vol. 65, 233106, 2002. [3] C-K. Lee et al., *Phys. Rev. B*, vol. 78, 012102, 2008. [4] P. K. Park et al., *Appl. Phys. Lett.*, vol. 89, 192905, 2006. [5] J. Zhou et al., *IEDM*, 134, 2021. [6] Y-R. Chen et al., *EDL*, vol. 43, p. 1601, 2022. [7] M. Fischetti et al., *J. Appl. Phys.* 90, p. 4587, 2001. [8] W. Zhu et al., *IEDM*, 37.2, 2023. [11] M. Sietal, *VLSIT*, TFE-4, 2021. [12] Z. Zhang et al., *VLSIT*, TF11-3, 2023. [13] B. K. Kim et al., *EDL*, vol. 42, p. 347, 2021. [14] Y. Magari et al., *Nat. Commun.* 13, 1078, 2022. [15] C. K. Nguyen et al., *Adv. Mater. Interfaces* 10, 2202036, 2023. [16] S. Hooda et al., *VLSIT*, T17-1, 2023. [17] H. Y. Lee et al., *ACS Appl. Mater. Interfaces*, 15, 51399, 2023. [18] Y-S. Kim et al., *Small Methods* 7, 2300549, 2023. [19] K. Han et al., *EDL*, vol. 44, p. 1999, 2023.



t phase stabilizaiton m phase stabilizaiton Dopant % Strain Engineering Dopants to stabilize t-HfO<sub>2</sub>: -Si/Ge/AI (0-10%, small ionic radius)

-Zr (>50%, ΔF<sub>m-t, ZrO2</sub>>ΔF<sub>m-t, HfO2</sub>)

Fig. 2. Proper doping and strain

engineering are required to stabilize

t-phase hafnia at low temperature.

Fig. 1. k value evolution with different hafnia phases. Higher-k phases generally come with higher processing temperatures.



Fig. 5 (a) HRTEM cross-section image with EDS mapping of a higher-k HZAHZO-In<sub>2</sub>O<sub>3</sub> TFT with L<sub>ch</sub> of 30 nm. (b) The TEM image of stack I, highlighting the polystability and layered structure.

200

10





Cg of Fig. 7.

Stack I DIBL=40 mV/V

Extracted @ L<sub>ch</sub>=2 µm, V<sub>DS</sub>=0.1 V

stacks I and II at Lch of 2 µm,

calculated from gm of Fig. 6 and

152 cm<sup>2</sup>·V<sup>-1</sup>·s

cm<sup>2</sup>·V<sup>-</sup>

3

Fig. 7. Cg-V response of the HZAHZO/In2O3 stacks I and II at a frequency of 100 kHz. The size of capacitor is large (8 µm x 8 µm) having minor ferroelectric o-phase.





∟<sub>ch</sub>= 35 nm 10 22(md/Am) <u>ਵ</u>੍ਰਿ 10<sup>-</sup> ٩ ٣ 10  $V_{DS}$ 60 mV/dec 0.1 V \_ 10-0.5 V 10 10<sup>-1</sup> -3 -2 -6 -5 -4 -1 0 1 2 V<sub>GS</sub> (V)

Fig. 12. Transfer characteristics of a stack-ITFTs with Lch of 35 nm, at V<sub>DS</sub> of 0.1 V and 0.5 V.





the higher-k HZAHZO-In<sub>2</sub>O<sub>3</sub>

Fig. 3. Device schematics of HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs, highlighting the two stacks under PDA.



Fig. 6. Bi-directional transfer characteristics of 2-µm HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs with stack-I (a) and II (b), at linear region with V<sub>DS</sub> of 0.1 V and saturation region with V<sub>DS</sub> of 1 V with negligible hysteresis.





Temperature-dependent

7000

1000

100.0

10.00

v 000









Fig. 13. UFPIV output characteristics Fig. 14. UFPIV output characteristics of a stack-I TFTs with Lch of 1 µm, of a stack-I TFTs with Lch of 30 nm at highlighting Isat>2 mA/µm. 33K, highlighting Imax>7 mA/µm.



Fig. 15. Scaling metrics of (a)  $V_{TH}$  (b) SS, (c)  $g_{m}$ , and (d)  $I_{max}$  for both stack-I and II HZAHZO-In<sub>2</sub>O<sub>3</sub> TFTs. Each data points contains the characteristics of at least 5 devices fabricated on the same wafer.

Fig. 16. Benchmarks of the  $\mu_{FE}$ , k value of dielectrics and Imax of reported OS-TFTs